Merging two sorted arrays is a prominent building block for sorting and other functions. Its efficient parallelization requires balancing the load among compute cores, minimizing the extra work brought about by parallelization, and minimizing inter-thread synchronization requirements. Efficient use of memory is also important.
Introduction
Merging two sorted arrays, A and B, to form a sorted output array S is an important utility, and is the core the of merge-sort algorithm [1] . Additional uses include joining the results of database queries and merging adjacency lists of vertices in graph contractions.
The merging (e.g., in ascending order) is carried out by repeatedly comparing the smallest (lowest-index) as-yet unused elements of the two arrays, and appending the smaller of those to the result array.
Given an (unsorted) N -element array, merge-sort comprises a sequence of log 2 N merge rounds: in the first round, N/2 disjoint pairs of adjacent elements are sorted, forming N/2 sorted arrays of size two. In the next round, each of the N/4 disjoint pairs of two-element arrays is merged to form a sorted 4-element array. In each subsequent round, array pairs are similarly merged, eventually yielding a single sorted array.
Consider the parallelization of merge-sort using p compute cores (or processors or threads, terms that will be used synonymously). Whenever N p, the early rounds are trivially 
Merge Path

Construction and basic properties
Consider two sorted arrays, A and B, with |A| and |B| elements, respectively. (The lengths of the arrays may differ: |A| = |B| ) Without loss of generality, assume that they are sorted in ascending order. As depicted in Fig. 1 (a) (ignore the contents of the matrix), create a column comprising A's elements and a Row comprising B 's elements, and an |A|x|B| matrix M, each of whose rows (columns) corresponds to an element of A (B ). We refer to this matrix as the Merge Matrix. A formal definition and additional details pertaining to M will be provided later.
Next, let us merge the two arrays: in each step, pick the smallest (regardless of array) yet-unused array element. Alongside this process, we construct the Merge Path. Referring again to Fig. 1 (a) , start in the upper left corner of the grid, i.e., at the upper left corner of M [1, 1] . If A[1]>B [1] , move one position to the right; else move one position downward. Continue similarly as follows: consider matrix position (i,j) whose upper left corner is the current end of the merge path: if A[i]>B [j] , move one position to the right and increase j; else move one position downward and increase i; having reached the right or bottom edge of the grid, proceed in the only possible direction. Repeat until reaching the bottom right corner.
The following four lemmas follow directly from the construction of the Merge Path: Lemma 1: Traversing a Merge Path from beginning to end, picking in each rightward step the smallest yet-unused element of B, and in each downward step the smallest yet-unused element of A, yields the desired merger.
Lemma 2: Any contiguous segment of a Merge Path is composed of a contiguous sequence of elements of A and of a contiguous sequence of elements of B.
Lemma 3: Non-overlapping segments of a merge path are composed of disjoint sets of elements, and vice versa.
Lemma 4: Given two non-overlapping segments of a merge path, all array elements composing the later segment are greater than or equal to all those in the earlier segment.
Theorem 5: Consider a set of element-wise disjoint sub-array pairs (one, possibly empty sub-array of A and one, possibly empty sub-array of B ), such that each such pair comprises all elements that, once sorted, jointly form a contiguous segment of a merge path. It is claimed that these array pairs may be merged in parallel and the resulting merged sub-arrays may be concatenated according to their order in the merge path to form a single sorted array.
Proof: By Lemma 1, the merger of each sub-array pair forms a sorted sub-array comprising all the elements in the pair. From Lemma 2 it follows that each such sub-array is composed of elements that form a contiguous sub-array of their respective original arrays, and by Lemma 3 the given array pairs correspond to non-overlapping segments of a merge path. Finally, by Lemma 4 and the construction order, all elements of a higher-indexed array pair are greater than or equal to any element of a lower-indexed one, so concatenating the merger results yields a sorted array.
Corollary 6: Any partitioning of a given Merge Path of input arrays A and B into non-overlapping segments that jointly comprise the entire path, followed by the independent merger of each corresponding sub-array pair and the concatenation of the results in the order of the corresponding Merge-Path segment produces a single sorted array comprising all the elements of A and B.
Corollary 7: Partitioning a Merge Path into equisized segments and merging the corresponding array pairs in parallel balances the load among the merging processors.
Proof: each step of a Merge Path requires the same operations (read, compare and write), regardless of the outcome.
Equipped with the above insights, we next set out to find an efficient method for partitioning the Merge Path into equal segments. The challenge, of course, is to do so without actually constructing the Merge Path, as its construction is equivalent to carrying out the entire merger. Once again using the geometric insights provided by Fig. 1 (b) , we begin by exposing an interesting relationship between positions on any Merge Path and cross diagonals (ones slanted upward and to the right) of the Merge Matrix M. Next, we define the contents of a Merge Matrix and expose an interesting property involving those. With these two building blocks at hand, we construct a simple method for parallel partitioning of any given Merge Path into equisized segments. This, in turn, enables parallel merger.
The Merge Path and cross diagonals
Lemma 8: Regardless of the route followed by a Merge Path, and thus regardless of the contents of A and B, the i' th point along a Merge Path lies on the i'th cross diagonal of the grid and thus of the Merge Matrix M.
Proof: each step along the Merge Path is either to the right or downward. In either case, this results in moving to the next cross diagonal.
Theorem 9: Partitioning a given merge path into p equisized contiguous segments is equivalent to finding its intersection points with p-1 equispaced cross diagonals of M, Proof: follows directly from Lemma 8.
The Merge Matrix -content & properties
Definition 1: A binary merge matrix M of A, B is a Boolean two dimensional matrix of size |A| × |B| such that:
Proposition 10: Let M be a binary merge matrix. Then,
Proposition 11: Let M be a binary merge matrix. If
Proof: Similar to the proof of proposition 10. Corollary 12. The entries along any cross diagonal of M form a monotonically nonincreasing sequence.
The Merge Path and the Merge Matrix
Having established interesting properties of both the Merge Path and the Merge Matrix, we now relate the two, and use P(M) to denote the Merge Path corresponding to Merge Matrix M.
Proposition 13: Let (i, j) be the highest point on a given cross diagonal M such that M [i, j − 1] = 1 if exists, otherwise let (i, j) be the lowest point on that cross diagonal. Then, P (M ) passes through (i, j). This is depicted in Fig 2. Proof: by induction on the points on the path. Base: The path starts at (1, 1). The cross diagonal that passes through (1, 1) consists only of this point; therefore, it is also the lowest point on the cross diagonal.
Induction step: assume the correctness of the claim for all the points on the path up to point (i, j). Consider the next point on P (M ). Since the only permissible moves are Right and Down, the next point can be either (i, j + 1) or (i + 1, j) , respectively. 
, length) end for Barrier Theorem 14: Given sorted input arrays A and B, they can be partitioned into p pairs of sub-arrays corresponding to p equisized segments of the corresponding merge path. The p-1 required partition points can be computed independently of one another (optionally in parallel), in at most log 2 (min(|A|,|B|)) steps per partition point, with neither the matrix nor the path having to actually be constructed.
Proof: According to Theorem 9, the required partition points are the intersection points of the Merge Path with p-1 equispaced (and thus content-independent) cross diagonals of M. According to Corollary 12 and Proposition 13, each such intersection point is the (only) transition point between '1's and '0's along the corresponding cross diagonal. (If the cross diagonal has only '0's or only '1's, this is the uppermost and the lowermost point on it, respectively.) Finding this partition point, which is the intersection of the path and the cross diagonal, can be done by way of a binary search on the cross diagonal, whereby in each step a single element of A is compared with a single element of B. Since the length of a cross diagonal is at most min(|A|,|B|), at most log 2 (min(|A|,|B|)) steps are required. Finally, it is obvious from the above description that neither the Merge Path nor the Merge Matrix needs to be constructed and that the p-1 intersection points can be computed independently and thus in parallel.
Parallel Merge and Sort
Given two input arrays A and B parallel merger is carried out by p processors according to Algorithm 1. For the sake of brevity we do not present the pseudo code for a sequential merge.
Remark. Note that no communication is required among the cores: they write to disjoint sets of addresses and, with the exception of reading in the process of finding the intersections between the Merge Path and the diagonals, read from disjoint addresses. Whenever |A|+|B|>>p, which is the common case, this means that concurrent reads from the same address are rare.
Summarizing the above, the time complexity of the algorithm for |A| + |B| = N and p processors is O (N/p + log (N ) ) , and the work complexity is O(N + p · log N ). For p < N/log(N ), this algorithm is considered to be optimal. In the next section, we address the issue of efficient memory (cache) utilization.
Finally, merge-sort can be employ Parallel Merge to carry out each of log 2 N rounds. The rounds are carried out one after the other.
Algorithm 2 DiagonalIntersection(A, B, thread id , p) -Algorithm for finding intersection of the Merge Path and the cross diagonals.
The time complexity of this Parallel Merge-Sort is:
In the first expression, the first component corresponds to the sequential sort carried out concurrently by each core on N/p input elements, and the two remaining ones correspond to the subsequent rounds of parallel merges.
Cache Efficient Merge Path
In the remainder of this section, we examine the cache efficiency issue in conjunction with our algorithm, offering important insights, exploring trade-offs and presenting our approaches. Before continuing along this path, however, let us digress briefly to discuss relevant salient properties of hierarchical memory in general, and particularly in shared-memory environments. We have kept this discussion short and only present relevant properties of the cache. For additional information on caches we refer the reader to Stenstrom [3] for a brief survey on cache coherence, Conway et al. [4] for cache design considerations for modern caches, and Lam et al. [5] for performance of blocked algorithms that take the cache into consideration.
Overview
The rate at which merging and sorting can be performed even in memory (as opposed to disk), is often dictated by the performance of the memory system rather than by processing power. This is due to the fact that these operations require a very small amount of computing per unit of data, and the fact that only a small amount of memory, the cache, is reasonably fast. (The next level in the memory hierarchy typically features a ten-fold higher access latency as well as coarser memory-management granularity.) Parallel implementation on a shared memory system further aggravates the situation for several reasons: 1) the increased compute power is seldom matched by a commensurate increase in memory bandwidth, at least beyond the 1 st -level or 2 nd -level cache, 2) the cores potentially share a 2 nd or 3 rd level cache, and 3) cache coherence mechanisms can present an extremely high overhead. In this section, we address the memory issues.
Assuming large arrays (relative to cache size) and merge-sort, it is clear that data will have to be brought in multiple times (log 2 N times, one for each level of the merge tree), so we again focus on merging a pair of sorted arrays.
Memory-hierarchy highlights
Cache Organization and management
Unlike software-managed buffers, caches do not offer the programmer direct control over their content and, specifically, over the choice of item for eviction. Furthermore, in order to simplify their operation and management, caches often restrict the locations in which an item may reside based on certain bits of its original address (the index bits). The number of cache locations at which an item with a given address may reside is referred to as the level of associativity: in a fully associative cache there are no restrictions; at the other extreme, a direct-mapped cache permits any given address to be mapped only to a single specific location in the cache. The collection of cache locations to which a given address may be mapped is called a set, and the size of the set equals the degree of associativity.
Whenever an item must be evicted from the cache in order to make room for a new one, the cache management system must select an item from among the members of the relevant set. One prominent replacement policy is least recently used (LRU), whereby the evicted item is the set member that was last accessed in the most distant pass. Another is first in -first out (FIFO), whereby the evicted item is the one that was last brought into the cache in the most distant past. Additional considerations may include eviction of pages that have not been modified while in the cache, because they often don't have to be copied to the lower level in the hierarchy, as it maintains a copy (an inclusive cache hierarchy).
Cache content is managed in units of cache line. We will initially assume that the size of an array item is exactly one cache line, but will later relax this assumption.
Cache performance
The main cache-performance measure is the hit rate, namely the fraction of accesses that find the desired data in the cache. (Similarly, miss rate = 1-hit rate.)
There are three types of cache misses: Compulsory, Capacity, and Contention [6] . 1) Compulsory -a miss that occurs upon the first request for a given data item. (Whenever multiple items fit in a cache line, as well as when automatic prefetching is used, the compulsory miss rate may be lower than expected. Specifically, access to contiguous data would result in one miss per cache line or none at all, respectively.)
2) Capacity -this refers to cache misses that would have been prevented with a larger cache.
3) Conflicts -these misses occur despite sufficient cache capacity, due to limited flexibility in data placement (limited associativity and non-uniform use of different sets).
Remark: even if cache misses can be reduced by appropriate policies, one must also consider the total communication bandwidth between the cache and the lower level. Specifically, data prefetching can mask latency but does not reduce the mean bandwidth requirement, and speculative prefetching may actually increase it.
Cache coherence
In multi-core shared memory systems with private caches, yet another complication arises from the fact that the same data may reside in multiple private caches (for reading purposes), yet coherence must be ensured when writing. There are hardware cache-coherence mechanisms that obviate the programmer's need to be concerned with correctness; however, the frequent invocation of these mechanisms can easily become the performance bottleneck. The most expensive coherence-related operations occur when multiple processors attempt to write to the same place. The fact that management and coherence mechanisms operate at cacheline granularity complicates matters, as coherence-related operations may take place even when cores access different addresses, simply because they are in the same cache line. This is known as false sharing.
Cache replacement policy
A problem may arise at replenishment time. Consider, for example, LRU and a situation wherein a given merge segment only comprises elements of A. As replenishment elements are brought in to replace the used elements of A, the least recently used elements are actually those of B, as both the A element positions and the result element positions were accessed in the previous iteration whereas only one element of B was accessed (it repeatedly "lost" in the comparison). A similar problem occurs with a FIFO policy.
A possible solution for LRU is, prior to fetching replenishment elements, touching all cache lines containing unused input elements. If each cache line only contains a single item, this would represent approximately a 50% overhead in cache access (the usual comparison is between the loser of the previous comparison, which is in a register, and the next element of the winning array, which must be read from cache; also, the result must be written. So the number of cache accesses per step grows from 2 to 3.) If there are multiple elements per cache line, the overhead quickly becomes negligible.
Limited associativity
Proposition 15. With 3-way associativity or higher, conflict misses can be avoided. Proof : Consider a cache of size C. With k-way associativity, any C/k consecutive addresses are mapped to C/k different sets. We partition the merge path into segments of size C/3, thus constructing the merged array in segments of C/3 elements. The corresponding result array comprises at most C/3 elements of A and at most C/3 elements of B. (The actual numbers are data dependent.) The C/3 items of each of A, B and the merged array will take up exactly one position in each of the three sets, regardless of the start address of each of these element sequences. Similarly, each will take up to two positions in a 6-way set associative cache, three in a 9-way, etc. For associativity levels that are greater than 3 but not integer multiples thereof, one can reduce the segment length such that each array's elements occupy at most a safe number of positions in each set. (A safe number is one such that even if all three arrays occupy the maximum number of positions in a given set, this will not exceed the set size, i.e., the degree of associativity.)
Cache-Efficient Parallel Merge
In this sub-section we present an extension to our algorithm for parallel merging that is also cache-efficient and considers a shared-memory hierarchy (including a shared cache).
Collisions in the cache between any two items are avoided when they are guaranteed to be able to reside in different cache locations, as well as when they are guaranteed to be in the cache at different times. In a Merge operation, a cache-resident item is usually required for a very short time, and is used only once. However, many items are brought into the cache. Also, the relative addresses of "active" items are data dependent. This is true among elements of different arrays (A, B, S) and, surprisingly, also among same-array elements accessed by different cores. This is because the segment-partition points in any given array are data dependent, as is the rate at which an array's elements are consumed.
Given our efficient parallelization, we are able to efficiently carry out parallel merger of even cache-size arrays. In view of this, we explore approaches that ensure that all elements that may be active at any given time can co-reside in cache.
Let C denote cache size (in elements). Our general approach is to break the overall merge path into cache-size (actually a fraction of that) segments, merging those segments one after the other, with the merging within each segment being parallelized. We refer to this as Segmented Parallel Merge (SPM). See Fig. 2 . The pseudo code for SPM is given in Algorithm 17.
Lemma 16. A merge-path segment of length L comprises at most L consecutive elements of A and at most L consecutive elements of B.
Theorem 17. Given L consecutive elements of A and L consecutive elements of B, starting with the first element of each of them in the segment being constructed, one can compute in parallel the p segment starting points so as to enable p consecutive segments of length L/p to be constructed in parallel.
Proof: Consider the p − 1 cross diagonals of the merge matrix comprising the aforementioned elements of the two arrays, such that the first one is L/p away from the upper left corner and the others are spaced with the same stride. The farthest cross diagonal will require the L th provided element from each of the two arrays, and no other point along any of the diagonals will require "later" elements. Also, since the farthest diagonal is at distance L from the upper left corner (Manhattan distance), the constructed segment will be of length L.
Remark. Unlike the case of a full merger of two sorted arrays of size L, not all elements will be used. While L elements will be consumed in the construction of the segment, the mix of elements from A and from B is data dependent.
In order to avoid the extra complexity of using the same space for input elements and for merged data, let L = C/3, where C is the cache size.
Remark. Sufficient total cache size does not guarantee collision freedom (conflict misses can occur). However, we have shown that 3-way associativity suffices to guarantee collision freedom.
Computational complexity Assuming a total merged-array segment size of L = C/3 per sequential iteration of the algorithm, there are 3N/C such iterations. In each of those, at most 2L = 2C/3 elements of the input arrays (L of each) need to be considered in order to determine the end of the segment and, accordingly, the numbers of elements that should be copied into the cache. Because the sub-segments of this segment are to be created in parallel, each of the p cores must compute its starting points (in A and in B) independently. (We must consider 2L elements because the end point of the segment, determined by the numbers of elements contributed to it by A and B, is unknown.)
The computational complexity of the cache-efficient merge of N elements given a cache of size C and p cores is:O (N/C · p · logC + N) . Normally, p << C << N , in which case this becomes O(N ). In other words, the parallelization overhead is negligible.
The time complexity is O (N/C · (logC + C/p)) . Neglecting logC (the parallelization overhead) relative to C/p (the merge itself), this becomes O(N/p), which is optimal. Finally, looking at typical numbers and at the actual algorithms, it is evident that the various constant coefficients are very small, so this is truly an extremely efficient parallel algorithm and the overhead of partitioning into smaller segments is insignificant.
Cache-Efficient Parallel Sort
Initially, partition the unsorted input array into equisized sub-arrays whose size is some fraction of the cache size C.
Next, sort them one by one using the parallel sort algorithm on all p processors as explained in an earlier section. (Of course, one may sort them in parallel, but this would increase the cache footprint.)
Finally, proceed with merge rounds; in each of those, the cache-efficient parallel merge algorithm is applied to every pair of sorted sub-arrays. This is repeated until a single array is produced.
We now derive the time complexity of the cache efficient parallel sort algorithm. We divide the complexity into two stages: 1) the complexity of the parallel sorting of the sub-arrays of at most Celements, and 2) the complexity of the cache-efficient merge stages.
In the first stage, depicted in Fig. 3 , the parallel sort algorithm is invoked on the cache sized sub-arrays. The number of those sub-arrays is O (N/C). Hence, the time complexity of this stage is O(N/C · (C/p · log(C) + log(p) · log(C))).
The second stage may be viewed as a binary tree of merge operations. The tree leaves are the sorted cache sized sub-arrays. Each two merged sub-arrays are connected to the merged sub-array, and so on. The complexity of each level in the tree is O(log(N/C) · (N/p + N/C · log(p)).
The total complexity of the cache-efficient parallel sort algorithm is the sum of the complexities of the two stages: O(N/p · log(N ) + N/C · log(p) · log(C)).
One may observe again that the new algorithm has a slightly higher complexity, N/C · log (C)· log(p) >log N · log (p) , due to the numerous partitioning stages. However, this is beneficial for systems where a cache miss is relatively expensive.
Related work
In this section, we review previous works on the subjects of parallel sorting and parallel merging, and relate our work to them.
Prior works fall into two categories: 1) algorithms that use a problem-size dependent number of processors, and 2) algorithms that use a fixed number of processors.
Several algorithms have been suggested for parallel sorting. While parallel merge can be a building block for parallel sorting, some parallel sorting algorithms do not require merging. An example is Bitonic Sort [7] in which O N · (log N ) 2 comparators are used (N/2 comparators are used in each stage) to sort N elements in O (log N ) 2 cycles. Bitonic sort falls into the aforementioned first category. Our work is in the latter.
We consider two complexity measures: 1) time complexity (the time required to complete the task), and 2) overall work complexity, i.e, the total number of basic operations carried out. In a load balanced algorithm like ours, the work complexity is the product of time complexity and the number of cores. Even with perfect load balancing, however, one must be careful not to increase the total amount of work (overhead, redundancy, etc.), as this would increase the latency. Similarly, one must be careful not to introduce stalls (e.g., for inter-processor synchronization), as these would also increase the elapsed time even if the "net" work complexity is not increased.
Merging two sorted arrays requires Ω(N) operations. Some of the parallel merging algorithms, including ours, have a work complexity of O(N + p · log(N )), the latter component is negligible and the complexity is O(N), as observed in [8] . Also, there are no synchronization stalls in our algorithm.
In Shiloach and Vishkin [9] , as in our work, a CREW PRAM memory model is used. There, a mechanism for partitioning the workload is presented. This mechanism is less efficient than ours and does not feature perfect load balancing; although each processor is responsible for merging O (N/p) elements on average, a processor may be assigned as many as 2N/p elements. This can introduce a stall to some of the cores since all the cores have to wait for the heaviest job. For truly efficient algorithms, namely ones in which the constants are also tight, as is the case with our algorithm, such a load imbalance can cause a 2X increase in latency! The time complexity of this algorithm is O (1+log p +log N +N/p). For N p, which is the case of interest, it is O (N/p+log N ) .
In [8] , Akl and Santoro present a merging algorithm that is memory-conflict free using the EREW model. It begins by finding one element in each of the given sorted arrays such that one of those two elements is the median (mid-point) in the output array. The elements found (A [i] . Once this median point has been found, it is possible to repeat this on both sets of the sub-arrays. Their way of finding the median is similar to the process that we use yet the way the explain their approach is different. The complexity of finding the median is O(log (N) ). As these arrays are non-overlapping, there will not be any more conflict on accessed data. This stage is repeated until there are p partitions. This requires O(log (p) ) iterations. Once all the partitions have been found, it is possible to merge each pair of subarrays sequentially, concurrently for all pairs, and to simply concatenate the results to form the merged array. The overall complexity of this algorithm is O (N/p+log N log p ). The somewhat higher complexity is the price for the total elimination of memory conflicts.
In [2] , Deo and Sarkar present an algorithm that is conceptually similar to that of [8] is presented. They initially present an algorithm that finds one element in each of two given sorted arrays such that one of these elements is k − th smallest element in the output (merged) array. In [8] they start off by finding k = N/2. In [2] , the elements sought after are those that are equispaced (N/p positions apart) in the output array. Finding each of these elements has the complexity of O (log (N) ). This algorithm is aimed for CREW systems.
The complexity of this algorithm is O (N/p+log (N) ).
Our algorithm is very similar to the one presented in [2] . However, our approach is different in that we show a correspondence between finding the desired elements and finding special points on a grid. Finally, using this correspondence along with additional insights and ideas, we also provide cache efficient algorithms for parallel merging and sorting that did not appear in any of the related works.
The work done in [10] is an extension of [2] , in which the algorithm is adapted to an EREW machine with a slightly larger complexity of O(N/P + log(N ) + log(P )) due to the additional constraints of the EREW.
In Table 1 , a summary of the number of cache misses for the aforementioned parallel merge algorithms is given (assuming 3-way associativity as discussed in Proposition 15) . Note that the Segmented Merge Path algorithm has a different asymptotic boundary than the remaining algorithms. This is attributed to the possible sharing of cache lines by different cores that the segmented algorithm does not have, thus Segmented Merge Path has the lowest bound on the number of cache misses in the merging stage. Also note that for Segmented Merge Path there is an overlap of cache misses between the partitioning stage and the merge stage: elements fetched in the partitioning stage will not be fetched again in the merging stage. We remind the reader that C denotes the cache size and the assumption that p << C << N .
Merging and sorting using GPUs is a topic of great interest as well, and raises additional challenges that need to be addressed. NVIDIA's CUDA (Compute Unified Device Architecture) [11] has made the GPU a popular platform for parallel application development.
In Green et al. [12] , the first GPU parallel merge algorithm is presented based on the 
Cache misses Algorithm
Partitioning stage
Merge Path properties. The GPU algorithm uses the Merge Path properties at two different level of granularity. The reader is referred to [13] for an extended discussion on the GPU; for the purpose of this discussion we simplify the GPU's programming model to two levels, the stream multiprocessors(SM) and stream processors (SP). The SMs resemble the multiprocessors of the x86. The SPs are light-weight thread computing units grouped together with a single instruction decoder. Green et al. use the cross diagonal search for partitioning the work to the GPU's multi processors similar to the process that is done by our algorithm. In the second phase, the SP's of each SM repeat the cross diagonal intersection with a smaller subset of the path using an algorithm that is similar to the cache-efficient algorithm that is presented in this paper such that in each iteration a subset of A and B are fetched by the SPs in a way that the best utilizes the GPU's memory control unit. Once the segments have been fetched into the memory the cross diagonal intersection is repeated for all the SPs on the SM. At time of publication, this is the fastest known algorithm for merging on the GPU.
In [14] a radix sort for the GPU is presented. In addition to the radix sort, the authors suggest a merge-sort algorithm for the GPU, in which the a pair-wise merge tree is required in the final stages. In [15] , a hybrid sorting algorithm is presented for the GPU. Initially the data is sorted using bucket sort and this is followed by a merge sort. The bucket approach suffers from workload imbalance and requires atomic instructions (i.e., synchronization).
Another focus of sorting algorithms is finding a way to implement them in a cache oblivious [16] way. As the algorithm in this paper focused on the merging stage and not the entire sort and presented a cache aware merging algorithm, we will not elaborate on cache oblivious algorithms. The interested reader is referred to [17, 18, 19] .
Results
According to Amdahl's Law [21] , a fraction of an algorithm that is not parallelized limits the possible speedup, It is quite evident from the previous sections that we have succeeded in truly parallelizing the entire merging and sorting process, with negligible overhead for any numbers of interest. Nonetheless, we wanted to obtain actual performance results on real systems, mostly in order to find out whether there are additional issues that limit performance. Also, so doing increases the confidence in the theoretical claims.
We implemented our basic Merge Path algorithm and the cache-efficient version. In the latter, the two arrays are segmented as described such that each segment-pair fits into a Figure 4: Merge Path speedup on a 12-core system. These results can be found in [20] . The different color bars are for different sized input arrays. 1M elements refers to 2 20 elements. For each array size, the arrays are equisized. 3-way associative cache with no collisions, and the merging of one such segment pair begins only the merging of the previous pair has been completed. However, the actual fetching of array elements into the cache is done only once demanded by the processor, though any prefetch mechanisms of the system may kick in. The algorithms were implemented on two very different platforms: the x86 platform and the HyperCore, a novel shared-cache many-core architecture by Plurality. We begin with a brief overview of the two systems systems, including system specifications, and then present some of the practical challenges of implementing the algorithms on each of the platforms. Following this, we present the speedup of both the new algorithms, regular Merge Path and the cache efficient version, on each of the systems. The runtime of Merge-Path with a single thread is used as the baseline.
x86 System
We used two different Intel X86 with Hyperthreading support: a 12 core system and a 40 core system. For both systems, each core has a L1 and L2 private cache. The cores on each processor share a L3 cache. The specifics of these systems can be found in Table 2 . Because the cores have private caches, a cache coherency mechanism is required to ensure correctness. Furthermore, as we had multiple processors, each with its own L3 cache, the cache coherence mechanism had to communicate across processors; this is even more expensive from a latency point of view. We do not use the Hyperthreading. For each array size and each thread count, multiple executions were completed and the average was taken.
Our implementation of Merge Path is OpenMP [22] based. On the 12-core system we tested the regular algorithm. On the 40-core system we tested both algorithms (regular and segmented). For both systems we use multiple sizes of arrays and thread count. Fig. 6 depicts the speedup of the algorithm as a function of threads for the 12-core system. Each of the different colored bars is for a different input size. This figure can also be found in our previous paper, [20] . In all cases |A| = |B|. The output array S is twice this size, meaning that the total memory required for the 3 arrays is 4 · |A| · |type|, where |type| denotes the number of bytes need to stored the data type (for 32 bit integers this will be 4). One mega element refers to 2 20 elements. As can be seen, the speedups are near linear, with a slight reduction in performance for the bigger input arrays: approximately 11.7X for 12 threads. Fig. 5 depicts the speedup on a larger 40-core system for both the regular and segmented algorithm. For the segmented algorithm we used multiple segment sizes: two, five, and ten segments. As such each segment size is |S|/#segments. Effective parallelization on the 40 core system is more challenging than it is for the 12 core system as the 40 core system consists of 4 processors (each with 10 cores). The 4 processor design can potentially add overhead related to synchronization and cache coherency. Additional considerations include memory bandwidth saturation due to the algorithm being communication bound. We discuss these.
For each input size tested, we present two sets of results -execution time with the write backs and execution time without write backs. Both use the NUMA Contral package [23] . The speedups for the writeback of the results to the main memory are depicted in Fig. 5(a) and Fig. 5(b) , for array sizes 10M and 50M respectively. The speedups for the algorithms when the results are written to a register are depicted in Fig. 5(c) and Fig. 5(d) , for array sizes 10M and 50M respectively.
Note that for both array sizes, the speedup attained at 10 threads is not doubled at 20 threads and the speedup at 20 threads is not doubled for 40 threads. There are two causes for this: writing back of the elements and synchronization.
As expected, writing the results back to the main memory adds latency and thus reduces the speedup from about 32X to 28X for the 40-thread execution for the 50M array size. This side effect is not felt as much for the smaller array sizes, 10M , a significant part of the array fits in the caches. Note that each processor has a 30M B L3 cache, with a total of 120M B for all 4 processors. The amount of memory required by the A, B, and S is 160M B. As such, at the end of the merge, part of the array is still in the cache and is not written back to the main memory as occurs for the larger arrays. This behavior is not a side affect of our algorithm, rather it is a side affect of the architecture.
To verify the impact of the synchronization, we timed only the path intersection and its immediate synchronization (meaning that merging process itself was not timed). As the path intersection takes at most O(log 2 (min(|A|, |B|))) steps, if the main cross diagonal is used for intersection in the case of equisized inputs, this intersection should take the longest amount of time. For example, when 2 threads are used, the 2 nd thread uses the main cross diagonal. Meaning it should be the bottleneck in the computation. As we increased the number of threads, the amount of time to find the intersections grew -regardless of the amount of computation needed. For the segmented algorithm the synchronization time also grew and became more substantial. Once again, this is not a side affect of our algorithm.
We now compare the regular algorithm with the segmented algorithm. For the smaller array, the segmented algorithm is slightly outperformed by the regular algorithm. This is due to the synchronization overhead where the synchronization costs plays a more substantial part of the total execution time. Also, likelihood of cache contention is smaller for these arrays. As such the regular algorithm outperforms the segment algorithm. As the sizes of the array increases so does the likelihood of contention (for both the partitioning and merging stages). It is not surprising that the new cache efficient algorithm outperforms the regular algorithm.
In summary, our x86 OpenMP implementations perform rather well and achieves 75% − 90% of the full system utilization (problem size dependent).
HyperCore Architecture
Plurality's HyperCore architecture [25, 24] features tens to hundreds of compute cores, interconnected to an even larger number of memory banks that jointly comprise the shared cache. The connection is via a high speed, low latency combinational interconnect. As there are no private caches for the cores, memory coherence is not an issue for CREW like algorithms. Same-address writes are serialized by the communication interconnect; however, for our algorithm this was not needed. The memory banks are equidistant from all the cores, Equal, has been added to this chart to denote when the speedups of the algorithm are equal. All curves above Equal mean that the regular algorithm outperforms that segmented algorithm. All curves below Equal mean that the segmented algorithm is more efficient.
so this is a UMA system. The shared cache has a number of memory banks that is larger than the number of cores in the system, reducing the number of conflicts on a single bank. Moreover, addresses are interleaved, so there are no persistent hot spots due to regular access patterns. Fig. 6 depicts an 8-core Hypercore system. The benefit of such an architecture is that there is no processor-cache communication bottleneck. Finally, the absence of private caches (and a large amount of state in them) and the UMA architecture permit any core to execute any compute task with equal efficiency. The memory hierarchy also includes off-chip (shared) memory. Finally, the programming model is a set of sequential "tasks" along with a set of precedence relations among them, and these are enforced by a very high throughput, low latency synchronizer/scheduler that dispatches work to the cores.
At the time of submission, Plurality has not manufactured the actual chip. We had access to an advanced experimental version of the HyperCore on an FPGA card. The FPGA version we used has a 1MB direct mapped cache and 32 cores. Furthermore, the FPGA has a latency issue on memory write back. Therefore, results are shown for an algorithm that does not write to memory. Instead, we saved the value in a private register.
We ran both the non-segmented and segmented versions of Parallel Merge Path with varying numbers of threads (cores). The input arrays (of type integer) tested on Plurality are substantially smaller than those that we tested on the x86-system due to the FPGA limitations. One might expect that merging smaller arrays would not offer significant speedups due to the overhead required in dispatching threads and to the fact that the search for partition points (binary search on a cross diagonal) become a more significant part of the computation. However, due to HyperCore's ability to dispatch a thread within a handful of cycles, the overhead is not a problem and makes the HyperCore an idle target platform. The sizes of the input arrays are denoted by the number of elements in each of the arrays A and B. Again, the arrays A and B are equisized. Fig. 7 (a) presents the speedup of our basic Parallel Merge algorithm as a function of the number of cores. Multiple input sizes were tested. It is evident that they speedup is quite close to linear up to 16 cores, regardless of the array sizes. For the larger input arrays, the speedup does decrease for the 32 core count. This is most likely due to shared-memory contention and does not occur for the segmented algorithm. Fig. 7 (b) similarly depicts the speedup for the segmented algorithm. Note, however that the cache is direct mapped, so collision freedom cannot be guaranteed. Nonetheless, the partition into sequential iteration, each carrying out parallel merge on a segment, does improve performance. The percentage speedup of the segmented version relative to sameparameter execution without segmentation is depicted in Fig. 8 .
Conclusions
In this paper, we explored the issue of parallel sorting through the cornerstone of many sorting algorithms -the merging of two sorted arrays.
One important contribution of this paper is a very intuitive, simple and efficient approach to correctly partitioning each of two input sorted arrays into segments that, once pairs of segments, one from each, are merged, the concatenation of the merged pairs yields a single sorted array. This partitioning is also done in parallel.
Another important contribution is an insightful consideration of cache related issues. These are extremely important because, especially when parallelized, sorting and merging are carried out at a speed that is very often determined by the memory subsystem rather than by the compute power. This culminated in a cache-efficient parallel merge algorithm. To this end, the efficient segmented version of our algorithm is very promising, as it can operate efficiently with simple caches.
